m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/Jaro/Documents/My Electronics projects/NEVIS_65n_ADC/COLUTA_V4/Testing/CV4_FPGA/Cyc_FPGA_simulation
T_opt
!s110 1643731025
Vi5Zk_Q0]FjPf<PkY2M3kc1
04 18 4 work COLUTA_FPGA_tester fast 0
=1-54ee7598ec1b-61f95850-3d6-25fc
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work -L tsmc_std_cell -L tsmc_sio -L lpm_ver -L altera_mf_ver -L altera_prim_ver -L sgate_ver -L cycloneiv_hssi_atoms -L cyclone_ver
Z2 tCvgOpt 0
n@_opt
OL;O;2021.3;73
R1
vAD9508
Z3 !s110 1643731850
!i10b 1
!s100 ?lS<HRFXFVm;zZ>5S8zl^3
IoPkVGR^<GSH=JzJ:LP`EX0
Z4 dC:/Users/Jaro/Documents/NEVIS_65n_ADC/COLUTA_V4/Testing/CV4_FPGA/Cyc_FPGA_simulation
w1634906767
8../../CV4_FPGA/Cyc_tester_fpga/AD9508.v
F../../CV4_FPGA/Cyc_tester_fpga/AD9508.v
!i122 1295
L0 28 134
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.3;73
r1
!s85 0
31
Z7 !s108 1643731850.000000
!s107 ../../CV4_FPGA/Cyc_tester_fpga/AD9508.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/AD9508.v|
!i113 0
Z8 o-vlog01compat +acc -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@a@d9508
vAD9650
Z9 !s110 1643731852
!i10b 1
!s100 AzhoUaXacm=`ci?aejzlh1
IJ0mWHJFz6[C1mz:K<Gk131
R4
w1539279003
8../../CV4_FPGA/Cyc_tester_fpga/AD9650.v
F../../CV4_FPGA/Cyc_tester_fpga/AD9650.v
!i122 1309
L0 28 157
R5
R6
r1
!s85 0
31
Z10 !s108 1643731852.000000
!s107 ../../CV4_FPGA/Cyc_tester_fpga/AD9650.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/AD9650.v|
!i113 0
R8
R2
n@a@d9650
vADC121
R3
!i10b 1
!s100 8alX1EU[gc2hz?N`MTAh10
IA<QAPneg1z`bFaPF;aIZP3
R4
w1549261560
8../../CV4_FPGA/Cyc_tester_fpga/ADC121.v
F../../CV4_FPGA/Cyc_tester_fpga/ADC121.v
!i122 1297
L0 23 162
R5
R6
r1
!s85 0
31
R7
!s107 ../../CV4_FPGA/Cyc_tester_fpga/ADC121.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/ADC121.v|
!i113 0
R8
R2
n@a@d@c121
vADC121_dp_memory
R3
!i10b 1
!s100 <6T?TETm`k^]nEi2=GoK:3
Ifzc=6:IhK>DIJIIiHYaMd0
R4
w1642756205
8../../CV4_FPGA/Cyc_tester_fpga/ADC121_dp_memory.v
F../../CV4_FPGA/Cyc_tester_fpga/ADC121_dp_memory.v
!i122 1296
Z11 L0 40 74
R5
R6
r1
!s85 0
31
R7
!s107 ../../CV4_FPGA/Cyc_tester_fpga/ADC121_dp_memory.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/ADC121_dp_memory.v|
!i113 0
R8
R2
n@a@d@c121_dp_memory
vADC_data_filter
Z12 !s110 1643731851
!i10b 1
!s100 ]Ufj_jB[TPd2>nXJ:]X^c1
ImOlTRo^FzgGVQK<G]kY0S2
R4
Z13 w1539279004
8../../CV4_FPGA/Cyc_tester_fpga/ADC_data_filter.v
F../../CV4_FPGA/Cyc_tester_fpga/ADC_data_filter.v
!i122 1302
L0 6 45
R5
R6
r1
!s85 0
31
Z14 !s108 1643731851.000000
!s107 ../../CV4_FPGA/Cyc_tester_fpga/ADC_data_filter.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/ADC_data_filter.v|
!i113 0
R8
R2
n@a@d@c_data_filter
vadc_memory
Z15 !s110 1643731847
!i10b 1
!s100 5?OgEEZ3Y;2V1?9Jj90I91
I6m<[SYBi>f]@m^[?J^M<P1
R4
w1561463447
8../../../digital/coluta_i2c/simulation/adc_memory.v
F../../../digital/coluta_i2c/simulation/adc_memory.v
!i122 1275
L0 9 105
R5
R6
r1
!s85 0
31
Z16 !s108 1643731847.000000
!s107 ../../../digital/coluta_i2c/simulation/adc_memory.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/simulation/adc_memory.v|
!i113 0
R8
R2
vadc_rx
R3
!i10b 1
!s100 Q^kh`PZW?Go95n6UKSZi:0
I<RFdUQ0=fAVIl4[X0i2<]2
R4
w1633517051
8../../CV4_FPGA/Cyc_tester_fpga/adc_rx.v
F../../CV4_FPGA/Cyc_tester_fpga/adc_rx.v
!i122 1299
L0 40 36
R5
R6
r1
!s85 0
31
R7
!s107 ../../CV4_FPGA/Cyc_tester_fpga/adc_rx.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/adc_rx.v|
!i113 0
R8
R2
vclk_domain_bridge
R3
!i10b 1
!s100 2R>94W1KP<=>4_@fgTCK`1
I^AQ?heXFzL6XA]71BCgCI0
R4
w1633517156
8../../CV4_FPGA/Cyc_tester_fpga/clk_domain_bridge.v
F../../CV4_FPGA/Cyc_tester_fpga/clk_domain_bridge.v
!i122 1293
L0 40 56
R5
R6
r1
!s85 0
31
Z17 !s108 1643731849.000000
!s107 ../../CV4_FPGA/Cyc_tester_fpga/clk_domain_bridge.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/clk_domain_bridge.v|
!i113 0
R8
R2
vCOLUTA_FPGA_tester
!s110 1643731853
!i10b 1
!s100 fB8nLR56oK`>afLTJ8N5B2
IE_Zdf3^__QN38NXYTT7_=3
R4
w1643731010
8COLUTA_FPGA_tester.v
FCOLUTA_FPGA_tester.v
!i122 1315
L0 8 1504
R5
R6
r1
!s85 0
31
R10
!s107 COLUTA_FPGA_tester.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|COLUTA_FPGA_tester.v|
!i113 0
R8
R2
n@c@o@l@u@t@a_@f@p@g@a_tester
vcoluta_i2c
Z18 !s110 1643731848
!i10b 1
!s100 7CkIGLkkmej]M[dl`k^@82
IN]lidEfe4<GT4IUPB_`5X2
R4
w1623756929
8../../../digital/coluta_i2c/Source_files/coluta_i2c.v
F../../../digital/coluta_i2c/Source_files/coluta_i2c.v
!i122 1286
L0 13 186
R5
R6
r1
!s85 0
31
Z19 !s108 1643731848.000000
!s107 ../../../digital/coluta_i2c/Source_files/coluta_i2c.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/coluta_i2c.v|
!i113 0
R8
R2
vCOLUTAV4_fpga
R9
!i10b 1
!s100 P96`<[i?d_`P9S]@WZ@Vl1
I_8nJAM>f=`fmcTzkYom]a0
R4
w1643727511
8../../CV4_FPGA/Cyc_tester_fpga/COLUTAV4_fpga.v
F../../CV4_FPGA/Cyc_tester_fpga/COLUTAV4_fpga.v
!i122 1311
L0 41 1670
R5
R6
r1
!s85 0
31
R10
!s107 ../../CV4_FPGA/Cyc_tester_fpga/COLUTAV4_fpga.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/COLUTAV4_fpga.v|
!i113 0
R8
R2
n@c@o@l@u@t@a@v4_fpga
vcompare
R9
!i10b 1
!s100 [SoG@BDj_7PiBOiATjXid3
I]I8a]8U^JBNhKS7RdkBTj2
R4
R13
8../../CV4_FPGA/Cyc_tester_fpga/compare.v
F../../CV4_FPGA/Cyc_tester_fpga/compare.v
!i122 1307
L0 40 31
R5
R6
r1
!s85 0
31
R14
!s107 ../../CV4_FPGA/Cyc_tester_fpga/compare.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/compare.v|
!i113 0
R8
R2
vCSR
R15
!i10b 1
!s100 4K;4n;keoAVk6[2iM=RmA2
IP=h[DKEzz7W7LXKYIfZ`72
R4
w1623760021
8../../../digital/coluta_i2c/Source_files/CSR_TMR_4.v
F../../../digital/coluta_i2c/Source_files/CSR_TMR_4.v
!i122 1277
L0 10 89
R5
R6
r1
!s85 0
31
R16
!s107 ../../../digital/coluta_i2c/Source_files/CSR_TMR_4.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/CSR_TMR_4.v|
!i113 0
R8
R2
n@c@s@r
vCSR_iostate
R15
!i10b 1
!s100 1QJ[M0S=U^mFP7_1NiXj<3
InOon8RUJgY_O96_W=kclE1
R4
w1623760064
8../../../digital/coluta_i2c/Source_files/CSR_iostate_4.v
F../../../digital/coluta_i2c/Source_files/CSR_iostate_4.v
!i122 1278
L0 9 90
R5
R6
r1
!s85 0
31
R16
!s107 ../../../digital/coluta_i2c/Source_files/CSR_iostate_4.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/CSR_iostate_4.v|
!i113 0
R8
R2
n@c@s@r_iostate
vdac
R9
!i10b 1
!s100 ^A4Lgc=h`z4dYeHhdXnPW1
IMJF5kWFVAW2RIJG^ehF^M1
R4
R13
8../../CV4_FPGA/Cyc_tester_fpga/dac.v
F../../CV4_FPGA/Cyc_tester_fpga/dac.v
!i122 1310
L0 38 124
R5
R6
r1
!s85 0
31
R10
!s107 ../../CV4_FPGA/Cyc_tester_fpga/dac.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/dac.v|
!i113 0
R8
R2
vddpuTMR
Z20 !s110 1643731849
!i10b 1
!s100 @Ji2?8Nb=N5P[5M@0ZD8_3
Id0HDOYkVcHAUInU5i@R;H3
R4
Z21 w1628267580
Z22 8../../../digital/ddpuTMR/Source_files/ddpuTMR.v
Z23 F../../../digital/ddpuTMR/Source_files/ddpuTMR.v
!i122 1287
L0 23 2845
R5
R6
r1
!s85 0
31
R19
Z24 !s107 ../../../digital/ddpuTMR/Source_files/ddpuTMR.v|
Z25 !s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/ddpuTMR/Source_files/ddpuTMR.v|
!i113 0
R8
R2
nddpu@t@m@r
vdual_port_memory
R3
!i10b 1
!s100 KA_SifR>DA]llWnzizSWD3
IZ6lK?cK6zkD_2OdfUWcm03
R4
w1568361646
8../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory.v
F../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory.v
!i122 1294
L0 39 74
R5
R6
r1
!s85 0
31
R7
!s107 ../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory.v|
!i113 0
R8
R2
vdual_port_memory_9650
R9
!i10b 1
!s100 cWKf^EcOn]BDNW`[oY8Qh3
I<I]D2D91LdRgk[nhP[6R<1
R4
w1642158577
8../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory_9650.v
F../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory_9650.v
!i122 1313
R11
R5
R6
r1
!s85 0
31
R10
!s107 ../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory_9650.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/dual_port_memory_9650.v|
!i113 0
R8
R2
vFalse_conditions
R9
!i10b 1
!s100 Pd?B9ag@1k9J[MBW5c@2i0
IVT33UHKhBE32e?O`eAge40
R4
w1639050558
8../../CV4_FPGA/Cyc_tester_fpga/False_conditions.v
F../../CV4_FPGA/Cyc_tester_fpga/False_conditions.v
!i122 1312
L0 25 87
R5
R6
r1
!s85 0
31
R10
!s107 ../../CV4_FPGA/Cyc_tester_fpga/False_conditions.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/False_conditions.v|
!i113 0
R8
R2
n@false_conditions
vfanout
R20
!i10b 1
!s100 H_ERd^`_SzTb2mnaa_ZDI3
IJfGR]h@Y<>b]Th`_RQ0??3
R4
R21
R22
R23
!i122 1287
L0 2892 12
R5
R6
r1
!s85 0
31
R19
R24
R25
!i113 0
R8
R2
vFT2232
R9
!i10b 1
!s100 4V_FLYQjTiYz;_ciA:8^13
InNJ@Ef5OEMA08g866m;B=3
R4
w1641915476
8FT2232.v
FFT2232.v
!i122 1314
L0 11 187
R5
R6
r1
!s85 0
31
R10
!s107 FT2232.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|FT2232.v|
!i113 0
R8
R2
n@f@t2232
vhist_bins_ram
R12
!i10b 1
!s100 :<QdFF59ddXb5o1n6d2E^2
IGg:>H5JoD5TUN<gJjLh^43
R4
w1641907472
8../../CV4_FPGA/Cyc_tester_fpga/hist_bins_ram.v
F../../CV4_FPGA/Cyc_tester_fpga/hist_bins_ram.v
!i122 1305
R11
R5
R6
r1
!s85 0
31
R14
!s107 ../../CV4_FPGA/Cyc_tester_fpga/hist_bins_ram.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/hist_bins_ram.v|
!i113 0
R8
R2
vhistogram
R12
!i10b 1
!s100 Yd<m?TEd2Qa:m3b;eR9BL2
Ij98QThNYczIZ_0H:WGWAU3
R4
w1643633983
8../../CV4_FPGA/Cyc_tester_fpga/histogram.v
F../../CV4_FPGA/Cyc_tester_fpga/histogram.v
!i122 1306
L0 46 292
R5
R6
r1
!s85 0
31
R14
!s107 ../../CV4_FPGA/Cyc_tester_fpga/histogram.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/histogram.v|
!i113 0
R8
R2
vhistogram_ram2c
R12
!i10b 1
!s100 cJ0<akXSz;7TE6=T]WmQ91
I6dWGP2EC[KN@jcY0A5Z]z3
R4
w1641891339
8../../CV4_FPGA/Cyc_tester_fpga/histogram_ram2c.v
F../../CV4_FPGA/Cyc_tester_fpga/histogram_ram2c.v
!i122 1304
R11
R5
R6
r1
!s85 0
31
R14
!s107 ../../CV4_FPGA/Cyc_tester_fpga/histogram_ram2c.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/histogram_ram2c.v|
!i113 0
R8
R2
vhit_compare
R9
!i10b 1
!s100 WJNIJogBk8h4nFl?CcJgO0
IDS7kndZXV3dVd37:l]O_S1
R4
w1641891396
8../../CV4_FPGA/Cyc_tester_fpga/hit_compare.v
F../../CV4_FPGA/Cyc_tester_fpga/hit_compare.v
!i122 1308
L0 40 34
R5
R6
r1
!s85 0
31
R10
!s107 ../../CV4_FPGA/Cyc_tester_fpga/hit_compare.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/hit_compare.v|
!i113 0
R8
R2
vi2c_clock_gating
R18
!i10b 1
!s100 Ij5[Hne;l;L`@QUXTffnT1
I<9?dA;?=>7Ve>bGJ3@K_C1
R4
w1623760648
8../../../digital/coluta_i2c/Source_files/i2c_clock_gating_iostate.v
F../../../digital/coluta_i2c/Source_files/i2c_clock_gating_iostate.v
!i122 1279
L0 9 32
R5
R6
r1
!s85 0
31
R16
!s107 ../../../digital/coluta_i2c/Source_files/i2c_clock_gating_iostate.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/i2c_clock_gating_iostate.v|
!i113 0
R8
R2
vi2c_control
R18
!i10b 1
!s100 dzPoJgfKCbAS6g9GVY56j3
ImO`7ho9Z512d`i>7:d0Zh2
R4
Z26 w1603354204
8../../../digital/coluta_i2c/Source_files/i2c_control.v
F../../../digital/coluta_i2c/Source_files/i2c_control.v
!i122 1280
L0 10 315
R5
R6
r1
!s85 0
31
R19
!s107 ../../../digital/coluta_i2c/Source_files/i2c_control.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/i2c_control.v|
!i113 0
R8
R2
vi2c_master_bit_ctrl
R20
!i10b 1
!s100 iEjaz]1OUTF:Y^LQ[n;BS1
IG@j42b6LJ@b0PO[HBYSTg1
R4
Z27 w1539279007
8../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_bit_ctrl.v
F../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_bit_ctrl.v
!i122 1289
L0 133 406
R5
R6
r1
!s85 0
31
R17
!s107 ../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_defines.v|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/timescale.v|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_bit_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_bit_ctrl.v|
!i113 0
R8
R2
vi2c_master_byte_ctrl
R20
!i10b 1
!s100 L?gMQT7Ah]5>L`1Z;IO=T3
INjZzk<^8cB^UJ`mbd2l_l1
R4
R27
8../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_byte_ctrl.v
F../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_byte_ctrl.v
!i122 1290
L0 75 270
R5
R6
r1
!s85 0
31
R17
!s107 ../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_defines.v|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/timescale.v|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_byte_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_byte_ctrl.v|
!i113 0
R8
R2
vi2c_master_top
R20
!i10b 1
!s100 zAb9?Ml4aPMafiRd7n6kZ2
IH6f^ZTO67@zARcWJkd7a30
R4
R27
8../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_top.v
F../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_top.v
!i122 1288
L0 79 223
R5
R6
r1
!s85 0
31
R17
!s107 ../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_defines.v|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/timescale.v|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_top.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/I2C_master_controller/i2c/i2c/rtl/verilog/i2c_master_top.v|
!i113 0
R8
R2
vi2c_slave
R18
!i10b 1
!s100 =OzXKZZP4DYFSB6TQNVFK2
Iz:U^S_M3`HGf1goZ60l_a1
R4
w1623761355
8../../../digital/coluta_i2c/Source_files/i2c_slave_TMR.v
F../../../digital/coluta_i2c/Source_files/i2c_slave_TMR.v
!i122 1282
L0 10 213
R5
R6
r1
!s85 0
31
R19
!s107 ../../../digital/coluta_i2c/Source_files/i2c_slave_TMR.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/i2c_slave_TMR.v|
!i113 0
R8
R2
vi2c_slave_iostate
R18
!i10b 1
!s100 AKaQXE_b3>8?F`dO[b8]n3
I_6IbG`>AeKV8EzA8ghH861
R4
R26
8../../../digital/coluta_i2c/Source_files/i2c_slave_iostate.v
F../../../digital/coluta_i2c/Source_files/i2c_slave_iostate.v
!i122 1281
L0 7 121
R5
R6
r1
!s85 0
31
R19
!s107 ../../../digital/coluta_i2c/Source_files/i2c_slave_iostate.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/i2c_slave_iostate.v|
!i113 0
R8
R2
vI2C_synchronizer
R18
!i10b 1
!s100 NW]IZzce:YJT>lQYOVOPZ3
IX<RUG:zk7_?`lO3F[R;Q_1
R4
w1625223630
8../../../digital/coluta_i2c/Source_files/i2c_synchronizer.v
F../../../digital/coluta_i2c/Source_files/i2c_synchronizer.v
!i122 1283
L0 3 45
R5
R6
r1
!s85 0
31
R19
!s107 ../../../digital/coluta_i2c/Source_files/i2c_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/i2c_synchronizer.v|
!i113 0
R8
R2
n@i2@c_synchronizer
vi2c_to_mem_interface
R18
!i10b 1
!s100 ehU978gJOBklI9@egAgAm0
Ii`L^<<7OXQ5AYfd25kz=91
R4
w1629894518
8../../../digital/coluta_i2c/Source_files/i2c_to_mem_interface.v
F../../../digital/coluta_i2c/Source_files/i2c_to_mem_interface.v
!i122 1285
L0 52 323
R5
R6
r1
!s85 0
31
R19
!s107 ../../../digital/coluta_i2c/Source_files/i2c_to_mem_interface.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/i2c_to_mem_interface.v|
!i113 0
R8
R2
vin_pll
R12
!i10b 1
!s100 :9hfKg3cUnn29E[8>jBZ_3
IP1[R@`5[fUb@VGQjg]S?13
R4
w1633517114
8../../CV4_FPGA/Cyc_tester_fpga/in_pll.v
F../../CV4_FPGA/Cyc_tester_fpga/in_pll.v
!i122 1301
Z28 L0 40 148
R5
R6
r1
!s85 0
31
R14
!s107 ../../CV4_FPGA/Cyc_tester_fpga/in_pll.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/in_pll.v|
!i113 0
R8
R2
vmajority_voter
R18
!i10b 1
!s100 WFDd8aCnjB>Y>j?:c9z?m1
I1K>zaZ@dS35h:zbAXN9TG3
R4
R26
8../../../digital/coluta_i2c/Source_files/majority_voter.v
F../../../digital/coluta_i2c/Source_files/majority_voter.v
!i122 1284
L0 8 45
R5
R6
r1
!s85 0
31
R19
!s107 ../../../digital/coluta_i2c/Source_files/majority_voter.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/coluta_i2c/Source_files/majority_voter.v|
!i113 0
R8
R2
vmajorityVoter
R20
!i10b 1
!s100 LkCZVWoTg]7O2VLfzHd:23
IXW=CmTQl8T6bKNVnGn1Y52
R4
R21
R22
R23
!i122 1287
L0 2872 17
R5
R6
r1
!s85 0
31
R19
R24
R25
!i113 0
R8
R2
nmajority@voter
vpedestal
R12
!i10b 1
!s100 `kdD@fPO8FJ:Id[O3Q@nL0
In4D_fXea_=i[BHaCf0Iz30
R4
R13
8../../CV4_FPGA/Cyc_tester_fpga/pedestal.v
F../../CV4_FPGA/Cyc_tester_fpga/pedestal.v
!i122 1303
L0 7 43
R5
R6
r1
!s85 0
31
R14
!s107 ../../CV4_FPGA/Cyc_tester_fpga/pedestal.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/pedestal.v|
!i113 0
R8
R2
vpll_40MHz
R12
!i10b 1
!s100 Reig^he43S4N;Cg<NNBa13
I7NSO9lD=idMY5YmcR;S113
R4
w1633517094
8../../CV4_FPGA/Cyc_tester_fpga/pll_40MHz.v
F../../CV4_FPGA/Cyc_tester_fpga/pll_40MHz.v
!i122 1300
L0 40 124
R5
R6
r1
!s85 0
31
R7
!s107 ../../CV4_FPGA/Cyc_tester_fpga/pll_40MHz.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/pll_40MHz.v|
!i113 0
R8
R2
npll_40@m@hz
vpll_640MHz
R3
!i10b 1
!s100 c]JiL?[Y_h721H_I[@z_k2
IfC50NCMIYSn1kZD?];XW42
R4
w1633517135
8../../CV4_FPGA/Cyc_tester_fpga/pll_640MHz.v
F../../CV4_FPGA/Cyc_tester_fpga/pll_640MHz.v
!i122 1298
R28
R5
R6
r1
!s85 0
31
R7
!s107 ../../CV4_FPGA/Cyc_tester_fpga/pll_640MHz.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/pll_640MHz.v|
!i113 0
R8
R2
npll_640@m@hz
vslow_controlTMR
R15
!i10b 1
!s100 lkQI]]RY=UJcWzhU81^S?2
IY9nVH2[17J>bDjmW79XM72
R4
w1627309502
8../../../digital/slow_controlTMR/source_files/slow_controlTMR.v
F../../../digital/slow_controlTMR/source_files/slow_controlTMR.v
!i122 1276
L0 23 1082
R5
R6
r1
!s85 0
31
R16
!s107 ../../../digital/slow_controlTMR/source_files/slow_controlTMR.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../../digital/slow_controlTMR/source_files/slow_controlTMR.v|
!i113 0
R8
R2
nslow_control@t@m@r
vstart_op_bridge
R20
!i10b 1
!s100 Wm:7OCBdgz4aS6[aF;R_J3
IkYik4@Q@hQX7gl4GM3l[l2
R4
w1633517177
8../../CV4_FPGA/Cyc_tester_fpga/start_op_bridge.v
F../../CV4_FPGA/Cyc_tester_fpga/start_op_bridge.v
!i122 1292
L0 40 57
R5
R6
r1
!s85 0
31
R17
!s107 ../../CV4_FPGA/Cyc_tester_fpga/start_op_bridge.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/start_op_bridge.v|
!i113 0
R8
R2
vUSB_I2C_state_machine
R20
!i10b 1
!s100 5La]WT<:i>VnAS;V]g^A^3
IOEZkP0;AOHGZ:H20Kdb;b0
R4
R13
8../../CV4_FPGA/Cyc_tester_fpga/USB_I2C_state_machine.v
F../../CV4_FPGA/Cyc_tester_fpga/USB_I2C_state_machine.v
!i122 1291
L0 10 513
R5
R6
r1
!s85 0
31
R17
!s107 ../../CV4_FPGA/Cyc_tester_fpga/USB_I2C_state_machine.v|
!s90 -reportprogress|300|-vlog01compat|+acc|-work|work|../../CV4_FPGA/Cyc_tester_fpga/USB_I2C_state_machine.v|
!i113 0
R8
R2
n@u@s@b_@i2@c_state_machine
